JobTarget Logo

RTL Engineer, Ethernet at Eridu Corporation – Saratoga, California

Eridu Corporation
Saratoga, California, 95070, United States
Posted on
Updated on
Job Function:Engineering

Explore Related Opportunities

About This Position

About Eridu AI

Eridu AI is a Silicon Valley-based hardware startup pioneering infrastructure solutions that accelerate training and inference for large-scale AI models. Today’s AI performance is frequently limited by system-level bottlenecks. Eridu AI delivers multiple industry-first innovations across semiconductors, software, and systems to unlock greater GPU utilization, reduce capital and power costs, and maximize data center efficiency. The company’s solutions and value proposition have been validated by several leading hyperscalers.

The company is led by a veteran team of Silicon Valley executives and engineers with decades of experience in state-of-the-art semiconductors, optics, software, and systems, including serial entrepreneur Drew Perkins, co-founder of Infinera (NASDAQ: INFN), Lightera (acq. by Ciena), Gainspeed (acq. by Nokia) and Mojo Vision (World’s leading micro-LED company and developer of the first augmented reality contact lens).


Position Overview

We are seeking an RTL Engineer to help define and implement our industry-leading Networking IC. If you're a highly motivated self-starter eager to solve real-world problems, this is a unique opportunity to shape the future of AI Networking. As part of the Design Group, you will be responsible for defining, specifying, architecting, executing, and productizing cutting-edge Networking devices.


The candidate will be part of Design Group responsible for defining, specifying, architecting, executing and productizing leading-edge Networking devices. 

Responsibilities
  • Collaborate with Chip and System Architects to translate architecture requirements into microarchitecture and design integration of the Ethernet IO subsystem, including MAC, PCS, and SerDes.
  • Perform RTL coding, conduct code reviews, and debug designs.
  • Work with third-party vendors to procure and integrate the Ethernet block with MAC, PCS, and PHY.
  • Partner with Verification Engineers to define the test plan, execute verification, and understand both serial and parallel mode VIP behavior.
  • Debug the full Ethernet protocol stack.
  • Engage in post-silicon activities such as bring-up, platform validation, characterization, parameter optimization, and final productization.
  • Support the definition of development flows that improve execution efficiency and quality.
  • Collaborate closely with Physical Design, Firmware, and Design Verification teams to ensure successful end-to-end RTL implementation.
Qualifications
  • Master’s degree in Electrical Engineering (MSEE) with 8-15 years of experience.
  • Proven record of successful tape-outs and productization, preferably in networking devices.
  • Strong understanding of the Ethernet 802.3 protocol, including framing, encoding, and broadcasting/unicasting; familiarity with Ultra Ethernet developments is preferred.
  • Solid knowledge of SerDes fundamentals, including clocking, Decision Feedback Equalization (DFE), CTLE, and initialization.
  • Comprehensive understanding of multiple clock, reset, and power domain design challenges with safe/robust design practices.
  • Experience in refactoring and restructuring designs to address timing and area challenges, including algorithmic and structural design changes.
  • Ability to optimize hardware versus firmware implementations for overall product performance and efficiency.
  • Excellent knowledge of industry-standard tools and best-in-class practices for high-quality design.
  • Prior experience with source synchronous design implementation.
  • Essential knowledge of Ethernet architectures and Layer 2, Layer 3, and Layer 4 networking protocols.
  • Prior experience in integrating a MAC IP with PCS and SerDes PHY, preferably at 100G or higher.
  • Thorough understanding of the ASIC design flow, including requirements for DFT and physical implementation.
Why Join Us?


At Eridu AI, you’ll have the opportunity to shape the future of AI infrastructure, working with a world-class team on groundbreaking technology that pushes the boundaries of AI performance. Your contributions will directly impact the next generation of AI networking solutions, transforming data center capabilities.

The starting base salary for the selected candidate will be established based on their relevant skills, experience, qualifications, work location, market trends, and the compensation of employees in comparable roles.


The pay range for this role is:
210,000 - 275,000 USD per year(San Francisco Bay Area)

Job Location

Saratoga, California, 95070, United States

Frequently asked questions about this position

Latest Job Openings in California

Production Technician- Duplex Filling & Mixing (Sun-Wed 6:00pm-6:30am)

B. Braun US Pharmaceutical Manufacturing LLC
Irvine, CA

Veterinary Technician, Emergency

Ethos Veterinary Health
Campbell, CA

Mechanical Engineer

Astrophysics Inc.
City Of Industry, CA
Continue to apply
Enter your email to continue. You’ll be redirected to the employer’s application.
By clicking Continue, you understand and agree to JobTarget's Terms of Service and Privacy Policy.
Apply Now